startup_ch32v20x_D8.S 9.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269
  1. ;/********************************** (C) COPYRIGHT *******************************
  2. ;* File Name : startup_ch32v20x_D8.s
  3. ;* Author : WCH
  4. ;* Version : V1.0.1
  5. ;* Date : 2024/01/31
  6. ;* Description : CH32V203RB
  7. ;* vector table for eclipse toolchain.
  8. ;*********************************************************************************
  9. ;* Copyright (c) 2021 Nanjing Qinheng Microelectronics Co., Ltd.
  10. ;* Attention: This software (modified or not) and binary are used for
  11. ;* microcontroller manufactured by Nanjing Qinheng Microelectronics.
  12. *******************************************************************************/
  13. .section .init,"ax",@progbits
  14. .global _start
  15. .align 1
  16. _start:
  17. j handle_reset
  18. .section .vector,"ax",@progbits
  19. .align 1
  20. _vector_base:
  21. .option norvc;
  22. .word _start
  23. .word 0
  24. .word NMI_Handler /* NMI */
  25. .word HardFault_Handler /* Hard Fault */
  26. .word 0
  27. .word Ecall_M_Mode_Handler /* Ecall M Mode */
  28. .word 0
  29. .word 0
  30. .word Ecall_U_Mode_Handler /* Ecall U Mode */
  31. .word Break_Point_Handler /* Break Point */
  32. .word 0
  33. .word 0
  34. .word SysTick_Handler /* SysTick */
  35. .word 0
  36. .word SW_Handler /* SW */
  37. .word 0
  38. /* External Interrupts */
  39. .word WWDG_IRQHandler /* Window Watchdog */
  40. .word PVD_IRQHandler /* PVD through EXTI Line detect */
  41. .word TAMPER_IRQHandler /* TAMPER */
  42. .word RTC_IRQHandler /* RTC */
  43. .word FLASH_IRQHandler /* Flash */
  44. .word RCC_IRQHandler /* RCC */
  45. .word EXTI0_IRQHandler /* EXTI Line 0 */
  46. .word EXTI1_IRQHandler /* EXTI Line 1 */
  47. .word EXTI2_IRQHandler /* EXTI Line 2 */
  48. .word EXTI3_IRQHandler /* EXTI Line 3 */
  49. .word EXTI4_IRQHandler /* EXTI Line 4 */
  50. .word DMA1_Channel1_IRQHandler /* DMA1 Channel 1 */
  51. .word DMA1_Channel2_IRQHandler /* DMA1 Channel 2 */
  52. .word DMA1_Channel3_IRQHandler /* DMA1 Channel 3 */
  53. .word DMA1_Channel4_IRQHandler /* DMA1 Channel 4 */
  54. .word DMA1_Channel5_IRQHandler /* DMA1 Channel 5 */
  55. .word DMA1_Channel6_IRQHandler /* DMA1 Channel 6 */
  56. .word DMA1_Channel7_IRQHandler /* DMA1 Channel 7 */
  57. .word ADC1_2_IRQHandler /* ADC1_2 */
  58. .word USB_HP_CAN1_TX_IRQHandler /* USB HP and CAN1 TX */
  59. .word USB_LP_CAN1_RX0_IRQHandler /* USB LP and CAN1RX0 */
  60. .word CAN1_RX1_IRQHandler /* CAN1 RX1 */
  61. .word CAN1_SCE_IRQHandler /* CAN1 SCE */
  62. .word EXTI9_5_IRQHandler /* EXTI Line 9..5 */
  63. .word TIM1_BRK_IRQHandler /* TIM1 Break */
  64. .word TIM1_UP_IRQHandler /* TIM1 Update */
  65. .word TIM1_TRG_COM_IRQHandler /* TIM1 Trigger and Commutation */
  66. .word TIM1_CC_IRQHandler /* TIM1 Capture Compare */
  67. .word TIM2_IRQHandler /* TIM2 */
  68. .word TIM3_IRQHandler /* TIM3 */
  69. .word TIM4_IRQHandler /* TIM4 */
  70. .word I2C1_EV_IRQHandler /* I2C1 Event */
  71. .word I2C1_ER_IRQHandler /* I2C1 Error */
  72. .word I2C2_EV_IRQHandler /* I2C2 Event */
  73. .word I2C2_ER_IRQHandler /* I2C2 Error */
  74. .word SPI1_IRQHandler /* SPI1 */
  75. .word SPI2_IRQHandler /* SPI2 */
  76. .word USART1_IRQHandler /* USART1 */
  77. .word USART2_IRQHandler /* USART2 */
  78. .word USART3_IRQHandler /* USART3 */
  79. .word EXTI15_10_IRQHandler /* EXTI Line 15..10 */
  80. .word RTCAlarm_IRQHandler /* RTC Alarm through EXTI Line */
  81. .word USBWakeUp_IRQHandler /* USB Wake up from suspend */
  82. .word USBFS_IRQHandler /* USBFS Break */
  83. .word USBFSWakeUp_IRQHandler /* USBFS Wake up from suspend */
  84. .word ETH_IRQHandler /* ETH global */
  85. .word ETHWakeUp_IRQHandler /* ETH Wake up */
  86. .word 0 /* BLE BB */
  87. .word 0 /* BLE LLE */
  88. .word TIM5_IRQHandler /* TIM5 */
  89. .word UART4_IRQHandler /* UART4 */
  90. .word DMA1_Channel8_IRQHandler /* DMA1 Channel8 */
  91. .word OSC32KCal_IRQHandler /* OSC32KCal */
  92. .word OSCWakeUp_IRQHandler /* OSC Wake Up */
  93. .option rvc;
  94. .section .text.vector_handler, "ax", @progbits
  95. .weak NMI_Handler /* NMI */
  96. .weak HardFault_Handler /* Hard Fault */
  97. .weak Ecall_M_Mode_Handler /* Ecall M Mode */
  98. .weak Ecall_U_Mode_Handler /* Ecall U Mode */
  99. .weak Break_Point_Handler /* Break Point */
  100. .weak SysTick_Handler /* SysTick */
  101. .weak SW_Handler /* SW */
  102. .weak WWDG_IRQHandler /* Window Watchdog */
  103. .weak PVD_IRQHandler /* PVD through EXTI Line detect */
  104. .weak TAMPER_IRQHandler /* TAMPER */
  105. .weak RTC_IRQHandler /* RTC */
  106. .weak FLASH_IRQHandler /* Flash */
  107. .weak RCC_IRQHandler /* RCC */
  108. .weak EXTI0_IRQHandler /* EXTI Line 0 */
  109. .weak EXTI1_IRQHandler /* EXTI Line 1 */
  110. .weak EXTI2_IRQHandler /* EXTI Line 2 */
  111. .weak EXTI3_IRQHandler /* EXTI Line 3 */
  112. .weak EXTI4_IRQHandler /* EXTI Line 4 */
  113. .weak DMA1_Channel1_IRQHandler /* DMA1 Channel 1 */
  114. .weak DMA1_Channel2_IRQHandler /* DMA1 Channel 2 */
  115. .weak DMA1_Channel3_IRQHandler /* DMA1 Channel 3 */
  116. .weak DMA1_Channel4_IRQHandler /* DMA1 Channel 4 */
  117. .weak DMA1_Channel5_IRQHandler /* DMA1 Channel 5 */
  118. .weak DMA1_Channel6_IRQHandler /* DMA1 Channel 6 */
  119. .weak DMA1_Channel7_IRQHandler /* DMA1 Channel 7 */
  120. .weak ADC1_2_IRQHandler /* ADC1_2 */
  121. .weak USB_HP_CAN1_TX_IRQHandler /* USB HP and CAN1 TX */
  122. .weak USB_LP_CAN1_RX0_IRQHandler /* USB LP and CAN1RX0 */
  123. .weak CAN1_RX1_IRQHandler /* CAN1 RX1 */
  124. .weak CAN1_SCE_IRQHandler /* CAN1 SCE */
  125. .weak EXTI9_5_IRQHandler /* EXTI Line 9..5 */
  126. .weak TIM1_BRK_IRQHandler /* TIM1 Break */
  127. .weak TIM1_UP_IRQHandler /* TIM1 Update */
  128. .weak TIM1_TRG_COM_IRQHandler /* TIM1 Trigger and Commutation */
  129. .weak TIM1_CC_IRQHandler /* TIM1 Capture Compare */
  130. .weak TIM2_IRQHandler /* TIM2 */
  131. .weak TIM3_IRQHandler /* TIM3 */
  132. .weak TIM4_IRQHandler /* TIM4 */
  133. .weak I2C1_EV_IRQHandler /* I2C1 Event */
  134. .weak I2C1_ER_IRQHandler /* I2C1 Error */
  135. .weak I2C2_EV_IRQHandler /* I2C2 Event */
  136. .weak I2C2_ER_IRQHandler /* I2C2 Error */
  137. .weak SPI1_IRQHandler /* SPI1 */
  138. .weak SPI2_IRQHandler /* SPI2 */
  139. .weak USART1_IRQHandler /* USART1 */
  140. .weak USART2_IRQHandler /* USART2 */
  141. .weak USART3_IRQHandler /* USART3 */
  142. .weak EXTI15_10_IRQHandler /* EXTI Line 15..10 */
  143. .weak RTCAlarm_IRQHandler /* RTC Alarm through EXTI Line */
  144. .weak USBWakeUp_IRQHandler /* USB Wakeup from suspend */
  145. .weak USBFS_IRQHandler /* USBFS */
  146. .weak USBFSWakeUp_IRQHandler /* USBFS Wake Up */
  147. .weak ETH_IRQHandler /* ETH global */
  148. .weak ETHWakeUp_IRQHandler /* ETHWakeUp */
  149. .weak TIM5_IRQHandler /* TIM5 */
  150. .weak UART4_IRQHandler /* UART4 */
  151. .weak DMA1_Channel8_IRQHandler /* DMA1 Channel8 */
  152. .weak OSC32KCal_IRQHandler /* OSC32 KCal */
  153. .weak OSCWakeUp_IRQHandler /* OSC Wake Up */
  154. NMI_Handler:
  155. HardFault_Handler:
  156. Ecall_M_Mode_Handler:
  157. Ecall_U_Mode_Handler:
  158. Break_Point_Handler:
  159. SysTick_Handler:
  160. SW_Handler:
  161. WWDG_IRQHandler:
  162. PVD_IRQHandler:
  163. TAMPER_IRQHandler:
  164. RTC_IRQHandler:
  165. FLASH_IRQHandler:
  166. RCC_IRQHandler:
  167. EXTI0_IRQHandler:
  168. EXTI1_IRQHandler:
  169. EXTI2_IRQHandler:
  170. EXTI3_IRQHandler:
  171. EXTI4_IRQHandler:
  172. DMA1_Channel1_IRQHandler:
  173. DMA1_Channel2_IRQHandler:
  174. DMA1_Channel3_IRQHandler:
  175. DMA1_Channel4_IRQHandler:
  176. DMA1_Channel5_IRQHandler:
  177. DMA1_Channel6_IRQHandler:
  178. DMA1_Channel7_IRQHandler:
  179. ADC1_2_IRQHandler:
  180. USB_HP_CAN1_TX_IRQHandler:
  181. USB_LP_CAN1_RX0_IRQHandler:
  182. CAN1_RX1_IRQHandler:
  183. CAN1_SCE_IRQHandler:
  184. EXTI9_5_IRQHandler:
  185. TIM1_BRK_IRQHandler:
  186. TIM1_UP_IRQHandler:
  187. TIM1_TRG_COM_IRQHandler:
  188. TIM1_CC_IRQHandler:
  189. TIM2_IRQHandler:
  190. TIM3_IRQHandler:
  191. TIM4_IRQHandler:
  192. I2C1_EV_IRQHandler:
  193. I2C1_ER_IRQHandler:
  194. I2C2_EV_IRQHandler:
  195. I2C2_ER_IRQHandler:
  196. SPI1_IRQHandler:
  197. SPI2_IRQHandler:
  198. USART1_IRQHandler:
  199. USART2_IRQHandler:
  200. USART3_IRQHandler:
  201. EXTI15_10_IRQHandler:
  202. RTCAlarm_IRQHandler:
  203. USBWakeUp_IRQHandler:
  204. USBFS_IRQHandler:
  205. USBFSWakeUp_IRQHandler:
  206. ETH_IRQHandler:
  207. ETHWakeUp_IRQHandler:
  208. TIM5_IRQHandler:
  209. OSC32KCal_IRQHandler:
  210. OSCWakeUp_IRQHandler:
  211. UART4_IRQHandler:
  212. DMA1_Channel8_IRQHandler:
  213. 1:
  214. j 1b
  215. .section .text.handle_reset,"ax",@progbits
  216. .weak handle_reset
  217. .align 1
  218. handle_reset:
  219. .option push
  220. .option norelax
  221. la gp, __global_pointer$
  222. .option pop
  223. 1:
  224. la sp, _eusrstack
  225. 2:
  226. /* Load data section from flash to RAM */
  227. la a0, _data_lma
  228. la a1, _data_vma
  229. la a2, _edata
  230. bgeu a1, a2, 2f
  231. 1:
  232. lw t0, (a0)
  233. sw t0, (a1)
  234. addi a0, a0, 4
  235. addi a1, a1, 4
  236. bltu a1, a2, 1b
  237. 2:
  238. /* Clear bss section */
  239. la a0, _sbss
  240. la a1, _ebss
  241. bgeu a0, a1, 2f
  242. 1:
  243. sw zero, (a0)
  244. addi a0, a0, 4
  245. bltu a0, a1, 1b
  246. 2:
  247. /* Configure pipelining and instruction prediction */
  248. li t0, 0x1f
  249. csrw 0xbc0, t0
  250. /* Enable interrupt nesting and hardware stack */
  251. li t0, 0x3
  252. csrw 0x804, t0
  253. /* Enable global interrupt and configure privileged mode */
  254. li t0, 0x88
  255. csrw mstatus, t0
  256. /* Configure the interrupt vector table recognition mode and entry address mode */
  257. la t0, _vector_base
  258. ori t0, t0, 3
  259. csrw mtvec, t0
  260. jal SystemInit
  261. la t0, main
  262. csrw mepc, t0
  263. mret